

Advance Information Data Sheet
TMOS E-FET™
Power Field Effect Transistor
DPAK For Surface Mount or
Insertion Mount


N-Channel Enhancement Mode Silicon Gate

This advanced TMOS power FET is designed to withstand high energy in the avalanche and commutation modes. This new energy efficient design also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters, PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- IDSS and VDS(on) Specified at Elevated Temperature
- Surface Mount Package Available in 16 mm, 13-inch/2500 Unit Tape & Reel, Add -T4 Suffix to Part Number
- Available in Insertion Mount, Add -1 or 1 to Part Number

MTD3055V

TMOS POWER FET
12 AMPERES
60 VOLTS
RDS(on) = 0.15 OHM



CASE369A-13

MAXIMUM RATINGS (TJ = 25 °C Unless Otherwise Noted.)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	60	Vdc
Drain-to-Gate Voltage, (RGS = 1 MΩ)	VDGR	60	Vdc
Gate-to-Source Voltage- Continuous - Non-repetitive (tp ≤ 10 ms)	VGS	±20	Vdc
Gate-to-Source Voltage- Continuous - Non-repetitive (tp ≤ 10 ms)	VGSM	±20	Vpk
Drain Current - Continuous @ Tc = 25 °C - Continuous @ Tc = 100 °C - Single Pulse (tp ≤ 10 µs)	ID	12	Adc
Drain Current - Continuous @ Tc = 25 °C - Continuous @ Tc = 100 °C - Single Pulse (tp ≤ 10 µs)	ID	7.3	Adc
Drain Current - Continuous @ Tc = 25 °C - Continuous @ Tc = 100 °C - Single Pulse (tp ≤ 10 µs)	IDM	37	Apk
Total Power Dissipation @ Tc = 25 °C Derate above 25 °C	PD	40	Watts
Total Power Dissipation @ Tc = 25 °C (1)		0.32	W/°C
Total Power Dissipation @ Tc = 25 °C (1)		1.75	Watts
Operating and Storage Temperature Range	Tj and Tstg	-55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy - STARTING TJ = 25 °C (VDD = 25 Vdc, VGS = 10 Vdc, PEAK IL = 12 Apk, L = 0 mH, RG = 25 Ω)	EAS	TBD	mJ
Thermal Resistance - Junction to Case - Junction-to-Ambient - Junction-to-Ambient(1)	RθJC RθJA RθJA	3.18 100 71.4	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 sec.	TL	260	°C

This data sheet contains advance information only and is subject to change without notice.

(1) When surface mounted to an FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_c = 25 °C Unless Otherwise Noted)

Characteristics	Symbol	Min.	Typ.	Max.	Unit
OFF CHARACTERISTICS					
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, ID = 0.25 mA)	V(BR)DSS	60	-	-	Vdc
Temperature Coefficient (Positive)		-	65	-	mV/°C
Zero Gate Voltage Drain Current (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc, T _J = 125 °C)	IDSS	-	-	10 100	μA
Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc)	IGSS	-	-	100	nA

ON CHARACTERISTICS(1)

Gate Threshold Voltage (V _{DS} = V _{GS} , ID = 250 μA)	V _{GS(th)}	2	2.7	4	Vdc
Threshold Temperature Coefficient (Negative)		-	5.4	-	mV/°C
Static Drain-to-Source On-Resistance (V _{GS} = 10 Vdc, ID = 6 A)	R _{DS(on)}	-	0.105	0.15	Ohms
Drain-to-Source On-Voltage (V _{GS} = 10 Vdc) (ID = 12 A) (ID = 6 A, T _J = 125 °C)	V _{DS(on)}	-	-	2.2 1.9	Vdc
Forward Transconductance (V _{DS} = 7 Vdc, ID = 6 A)	g _F S	4	5	-	Mhos

DYNAMIC CHARACTERISTICS

Input Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1 MHz)	C _{iss}	-	410	500	pF
Output Capacitance	C _{oss}	-	130	180	
Transfer Capacitance	C _{rss}	-	25	50	

SWITCHING CHARACTERISTICS(2)

Turn-On Delay Time (V _{DD} = 30 Vdc, ID = 12 A, V _{GS} = 10 Vdc, R _G = 9.1 Ω)	t _{d(on)}	-	7	10	ns
Rise Time	t _r	-	34	60	
Turn-Off Delay Time	t _{d(off)}	-	17	30	
Fall Time	t _f	-	18	50	
Gate Charge (see figure 8) (V _{DS} = 48 Vdc, ID = 12 A, V _{GS} = 10 Vdc)	Q _T	-	12.2	17	nC
	Q ₁	-	3.2	-	
	Q ₂	-	5.2	-	
	Q ₃	-	5.5	-	

SOURCE-DRAIN DIODE CHARACTERISTICS

Forward On-Voltage (I _S = 12 A, V _{GS} = 0 Vdc) (I _S = 12 A, V _{GS} = 0 Vdc, T _J = 125 °C)	V _{SD}	-	1	1.6	Vdc
		-	0.91	-	
Reverse Recovery Time (I _S = 12 A, V _{GS} = 0 Vdc, dI _S /dt = 100 A/ μ s) (see figure 15)	t _{rr}	-	56	-	ns
	t _a	-	40	-	
	t _b	-	16	-	
Reverse Recovery Stored Charge	Q _{RR}	-	0.128	-	

INTERNAL PACKAGE INDUCTANCE

Internal Drain Inductance (Measured from drain lead 0.25" from package to center of die.)	L _d	-	4.5	-	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L _s	-	7.5	-	

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

(2) Switching characteristics are independent of operating junction temperature.

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On-Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Stored Charge




Figure 11. Diode Forward Voltage Versus Current




Figure 12. Maximum Rated Forward Biased Gate Operating Area




Figure 13. Maximum Avalanche Energy versus Starting Junction Temperature




Figure 14. Thermal Response

